

# K-1016 16K BYTE MEMORY

# 6502 SYSTEM LOW POWER MEMORY

**JANUARY 1, 1979** 

### COPYRIGHT NOTICE

The cassette, user's manual, and all program listings in this package are copyrighted. The user or customer may make BACKUP copies only to protect against loss or erasure. The copyright notices must be added to and remain intact on all such backup copies.

The programs may be used only on the computer systems owned directly by the customer himself and may not be reproduced and shipped with systems sold or rented by the customer.

Volume discounts are available for this software product. In cases of large anticipated volume, licenses and royalties may be negotiated for the reproduction of the package.

Micro Technology Unlimited PO Box 4596 841 Galaxy Way Manchester, NH 03108

#### K-1016 UNPACKING AND INSTALLATION

The K-1016 16K Memory is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink first and release it last. Note that the preceeding comments apply equally to the KIM-1 board which of course contains MOS IC's also.

Jumper socket S1 is shipped with jumpers installed for board addressing between 4000 and 7FFF. If at all possible, the board should be tested in the user's system with these jumpers intact. Following testing, they may be reconfigured as desired according to the table below:

ADDRESS RANGE	JUMPERS BE	ETWEEN S	51	ADDRESS RANGE	JUMPE	RS BET	WEEN S1	
2000-5FFF	2-7 4-5			7000-AFFF	3-6	1-8		
3000-6FFF	2-7 1-8			8000-BFFF	3-6	1-8	4-5	
4000-7FFF	2-7 1-8	4-5		9000-CFFF	3-6	2-7		
5000-8FFF	3-6			A000-DFFF	3-6	2-7	4-5	
6000-9FFF	3-6 4-5			B000-EFFF	3-6	2-7	1-8	

If desired, the user may install DIP a header wired with the jumpers or a standard 4 pole dipswitch into S1.

Connection to the KIM-1 should be as indicated in the accompanying chart. The easiest method of connection to the KIM is with an MTU model K-1005 motherboard/cardfile. Alternatively the user may obtain two 2x22 pin printed circuit board edge connectors (.156" contact spacing) such as the one supplied with the KIM and wire them together except for contact X. Wire length should not exceed 4 inches. Plug the KIM expansion connector into one of the sockets, make the indicated connections to the application connector, and make the indicated power connector.

Note that as shipped the board requires an unregulated voltage between +7 and +12 volts to operate the logic and another unregulated voltage between +14 and +20 volts to operate the memory chips such as provided by the expansion outputs of an MTU K-1000 power supply. The on-board regulators may be bypassed by shorting the two <u>outside</u> pins of each regulator IC together if the user wishes to use a regulated power source.

After connecting the KIM and the power supply, the system may be turned on. Pressing RESET on the KIM should initiate normal KIM operation. Set the address to 4000 and store different values there. Repeat at 5000, 6000, and 7000 so that each row of memory chips is tried. The KIM data display should be stable and reflect the data stored.

If all is well at this point the test program supplied with the K-1016 should be loaded through the KIM keyboard and dumped to cassette tape. The entry point is 0200. The test program generates a sequence of completely random bytes and stores them in memory in a scrambled order based on a random number. Following the store phase, the same pattern and order is regenerated and compared with memory contents. If comparison is successful, another test cycle with a different pattern and different store order is executed. Every 16 test cycles a 15 second delay is inserted between the store and verify phases to insure that memory refresh is working. The program should run indefinitely without stopping. If it does stop, locations 0000 and 0001 indicate the address of the failure and address 0002 shows the bit or bits in error.

At this point checkout of the K-1016 is complete and the user may now begin to use it for really big programs and lots of data.

## SPEC IF ICATIONS

Access Time - Greater than 100NS data stable time prior to fall of system phase 2 clock
Cycle Time - Internally synchronized to 1 mHz system phase 2 clock.
Memory Type - 22 pin dynamic, high level clock (National MM5280)
Buffering Maximum of 1 LS TTL load on address and data bus
Power +7.5 volts unregulated 0.2 amp, +16 volts unregulated /5MA
standby, 200MA maximum with 100% access.
Addressing - The 16K must be contiguous but may start at any 4K boundary. An
8-pin IC socket is provided for jumpers.
Adjustments - One, phase locked loop synchronization for timing generator
Sockets The 32 memory IC's and address jumpers are socketed.
PC Board 11 inches wide 7.5 inches tall exclusive of gold plated edge
connector, plated through holes.
Inclusions - Bare or assembled/tested board, instruction manual containing
schematic, trouble-shooting tips, and memory diagnostic.

## PIN CONNECTIONS

Signal	KIM K-1016	Signal	KIM	K-1016
SYNC RDY PHASE 1 IRQ SET OVERFLOW NON-MASK INT. RESET DATA BUS 7 DATA BUS 7 DATA BUS 6 DATA BUS 5 DATA BUS 5 DATA BUS 5 DATA BUS 3 DATA BUS 3 DATA BUS 2 DATA BUS 1 DATA BUS 1 DATA BUS 1 DATA BUS 0 K6 SING. STP. OUT +7.5 UNREG VECTOR FETCH DECODE ENAB. +5 REG. GROUND	E-1 N.C. E-2 N.C. E-3 N.C. E-4 N.C. E-5 N.C. E-6 N.C. E-7 N.C. E-8 8 E-9 9 E-10 10 E-11 11 E-12 12 E-13 13 E-14 14 E-15 15 E-16 N.C. E-17 N.C. N.C. 18 A-J 19 A-K 20 E-21 N.C. E-22 22	ADDR BUS 0 ADDR BUS 1 ADDR BUS 2 ADDR BUS 3 ADDR BUS 3 ADDR BUS 4 ADDR BUS 5 ADDR BUS 5 ADDR BUS 7 ADDR BUS 7 ADDR BUS 8 ADDR BUS 9 ADDR BUS 10 ADDR BUS 10 ADDR BUS 11 ADDR BUS 12 ADDR BUS 13 ADDR BUS 13 ADDR BUS 15 PHASE 2 READ/WRITE *+16 UNREG* PHASE 2 RAM R/W	EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE	ABCDEFHJKLMNPRSTNVNXYN.

\*\*\* This signal must connect to the K-1016 only, not the KIM! \*\*\*





The K-1016 16K dynamic memory uses several innovative design techniques to simultaneously achieve high reliability, totally <u>transparent</u> refresh, low power consumption, and complete KIM/VIM/AIM compatibility. Standard 22 pin 4K dynamic RAM's are utilized to provide the optimum combination of low cost, low power consumption, minimum support circuitry and multiple sources of supply. As stated above, refreshing is done in a manner that does not affect the operation of the 6502 processor at all. Therefore from the user's point of view, the board acts like a static memory board but with the cost and power advantages of dynamic boards.

The key to the board's remarkable properties is the 6502 bus itself. A symmetrical 1.0 mHz two-phase clock is used by the KIM-1. The 6502 microprocessor really accesses memory only during Phase 2 with Phase 1 being used for setup. Thus the K-1016 memory can use the 500NS period during Phase 1 to refresh the memory and then turn the memory over to the 6502 during phase 2. RAM chip access times approaching 300NS are required with this scheme but that figure is actually rather slow compared with modern 4K dynamic RAM standards. It is this "flip-flop" sharing between microprocessor and refresh that allows totally transparent refresh action under all operating conditions.

The memory array itself consists simply of 32 4K dynamic RAM chips of the 22 pin variety arranged in a 4 by 8 array. The primary reason for their use over other types of memory chips was cost and a long history of trouble-free reliable performance in large mainframe computers. Also they have the lowest average power consumption in this circuit of all available 4K RAM's. Although National Semiconductor MM5280's are used on factory assembled boards, many manufacturers produce compatible products. Exact details on the operation of 22 pin 4K dynamic RAM's may be found in the manufacturer's data sheets.

One signal required by the RAM chips is a clock signal that is 12 volts in amplitude. The leading edge of this signal causes the RAM's themselves to latch the state of the address inputs and hold it until clocked again. Data appears at the output after access time, which is typically 200NS, and remains until the clock returns to ground. When not clocked, the RAM's remain completely inactive, draw no power, and float their outputs. A power saver circuit generates a clock pulse only when a memory cycle is actually needed and only clocks the row of RAM's that was actually addressed. At all other times the memory array draws no power at all. If the KIM is not accessing the board, less than 17% of the possible memory cycles are active which rises to about 67% if the KIM is in a tight loop fetching and executing solely on the 16K board. An individual RAM chip will see from 1/4 to over 3/4 of this activity level depending on what the KIM is executing elsewhere to just cold when fully utilized.

All of the board's timing is derived from an 8mHz oscillator which is phase-locked to the rising edge of PHASE 2 from the KIM. Each cycle of this oscillator represents a time slot for the timing generator which is 125 NS. Ul is the voltage controlled oscillator in the phase locked loop which is just a classic Schmidt trigger R-C oscillator. The 500 ohm pot determines the oscillator's free-running frequency and is set for a nominal frequency of 8.0mHz. This simple oscillator is made to act as a voltage controlled oscillator (VCO) by connecting a resistor (2.2K) to the R-C node. Changes in current through this resistor caused by voltage changes at its free end affect the oscillator's frequency. Although the linear VCO range is only 20% or so, this is ample for locking to the fixed crystal-controlled frequency of the KIM-1.

The phase detector is also rather unique. Since the phase angle of the lock between the on-board oscillator/counter chain and the KIM's PHASE 2 clock affects the data transfer timing, it had to be controlled more tightly than a typical exclusive-or phase detector would provide. A tri-state buffer (U8) fills the bill. A 125NS pulse at a 1.0mHz rate from the first three stages of the counter chain enables the tri-state buffer. The data input to the buffer is  $\overline{PHASE-2}$  from the KIM. Ideal timing for data transfer between KIM and VM occurs when the trailing edge of  $\overline{PHASE-2}$  occurs midway in the enable pulse. Under these conditions the output of the buffer floats for 7/8 of the cycle, is driven high for about 1/16 of the cycle, and then is driven low for the remaining 1/16 of the cycle before floating again. This wildly gyrating <u>buffer</u> output voltage is averaged by the low pass filter formed by R15 and C1. If <u>PHASE 2</u> turns off earlier in the enable window, the buffer output high time becomes less than the low time and the low-pass filter output voltage decreases thus speeding up the VCO which corrects for the error. The converse is true if <u>PHASE 2</u> becomes late. The exact equilibrium point can be changed by adjusting the 500 ohm pot, P1.

The 8mHz signal from the PLL next enters U12 which is a 4 bit binary counter. The first 2 stages function as a divide by 4 and time individual memory cycles which are actually 500NS long. The important output from the first two counter stages however is the MEM CE signal which controls the critical "chip enable" clock to the memory chips. As shown in the timing diagram, MEM CE is true for 5/2 of the 8mHz signal (313NS) and false for the other 3/2 (187NS). These times may vary slightly according to the 8mHz waveform symmetry but are far more stable than a single-shot timing generator would be.

The third stage of U12 awards even numbered memory cycles to the KIM and odd numbered ones to the refresh logic. This function is exercised via the signal SEL KIM ADDR. The last stage of U12 and a portion of U14 are set up to actually allow a refresh cycle on every fourth refresh oppertunity. This minimizes power consumption from excessive refreshing while allowing a complete memory refresh every millisecond. U13 is the gate that detects refresh cycles divisible by 4. U28 generates the 125NS enable pulse for the phase detector at the proper time with respect to the other signals.

The refresh address counter is 8 bits long and consists of U26. At the end of an actual refresh cycle, the counter increments by one in preparation for the next refresh cycle. In order to minimize noise, the 12 volt clock to the RAM chips is fully decoded thus only 8 RAM's are clocked on any one cycle. This decoding extends to refresh also simplifying the clock circuitry and preserving low noise during refresh cycles. Most other dynamic memory boards cannot afford the extra refresh time this technique costs but with a million opportunities for refresh every second on the K-1016, it is a very viable technique. The lower 6 bits of the refresh address counter address the 64 rows of the RAM's chips which must be refreshed. The remaining two bits address the four rows of RAM chips one at a time for refreshing.

A 8 bit 2 input address multiplexor is formed from U27 and U31. This multiplexor selects addresses from the refresh address counter when SEL KIM ADDR is false and selects addresses from the KIM when it is true. SEL KIM ADDR is roughly the inverse of KIM PHASE 2 but occurs about 50 to 100 NS earlier. U43 functions as a partial multiplexor for the remaining 4 RAM address bits by providing an unconditional high output when SEL KIM ADDR is false. The output of the address multiplexor drives the 12 address lines of the RAM array directly. Normally this would not be enough power to absorb the address line noise that occurs when the RAM's are clocked but since no more than 8 are clocked at once, they are quite adequate. U25 multiplexes three additional signals between the KIM and the refresh logic. Two of these are simply the two most significant address bits. The third is a signal that indicates whether a memory cycle is really needed. On the KIM side a cycle is only needed if the board is addressed. On the refresh side only every fourth cycle is needed.

U15 is the power saver and in conjunction with the level shifters/clock drivers determines which row of chips, if any, will be clocked during the current memory cycle. If MEM EN is not true during the cycle, then no RAM's are clocked during that cycle. Otherwise MEM CE is effectively inverted and routed to one of four level shifters according to address 12 and address 13 inputs to U15.

#### PRINCIPLES OF OPERATION

The clock driver circuit that accepts TTL levels from U15 and translates them to 12 volt levels is exceptionally simple, cheap, power conservative, and high in performance. Like the RAM array, the clock driver draws no power except when a clock pulse is being generated. Performance of the circuit when loaded by 8 RAM chips rivals that of \$3 driver IC's with rise and fall times of less than 25NS. When the TTL level input goes positive, the NPN transistor saturates causing a low output level. The same edge creates a reverse voltage pulse through the 22OPF capacitor which quickly turns the PNP off. When the TTL input goes negative the NPN turns off while a negative pulse of current through the 22OPF capacitor turns the PNP on thus forcing the output to +12 volts. Since the load on the clock driver is purely capacitive, the PNP need not continuously pull the output up hard for the entire pulse width. The 100PF capacitor serves to speed up the NPN turnoff.

Looking now at the KIM side of the interface, U41 and U42 buffers the upper 8 KIM address bus bits and provides them in true form while part of U29 provides A13-A15 in complement form as well. These complement address bits in conjunction with a gate from U28 detects address references between 0000 and 1FFF and generates KIM DECODE ENABLE to allow the KIM monitor ROM's to function when A-K is disconnected from ground. An 8-input nand gate, U30, detects references between FF00 and FFFF and generates KIM VECTOR FETCH. A germanium diode in series with the gate output simulates the open-collector gate which is required.

The board address recognition circuitry is a bit strange to allow addressing the 16K memory on any 4K boundary. U40 is actually a 4 bit binary adder. This IC performs a 4 bit addition of its B inputs, which are the upper 4 bits of the KIM generated address, and its A inputs which are tied to 4 jumpers. The sum which appears at the outputs is the actual binary sum of the inputs. If overflow beyond 15 occurs, the sum output is modulo 16 of the real sum. The lower 2 bits of the sum select a row of RAM chips while the upper two bits activate BOARD ADRD only if they are both ones. Thus in order for the board to respond to an address, the sum of its upper 4 bits and the binary value of the jumpers must be between C and F (hexadecimal).

The KIM data bus is buffered both to and from the actual RAM array. Data from the bus passes through U52 and U54 on its way to the RAM DATA INPUT pins. The inversion of the data is cancelled by the data inversion inside the RAM itself. Data output from the RAM enters a tri-state latch which is necessary because data from the RAM's has disappeared by the time the KIM uses it. The latches have new data clocked into them at the end of every memory cycle but their contents are gated onto the KIM data bus only when the board is addressed and a write cycle is not being performed.

A portion of U13 generates the write enable signal to the RAM array. This signal is coincident with the RAM chip enable clock and is generated only when the board is addressed, a KIM cycle is being executed, and write enable is present on the KIM bus. Since only one row of RAM chips is actually clocked, the write enable signal can be distributed to all 32 RAM's in parallel.

Two 3-terminal regulators supply regulated +5 and +12 volts from unregulated input voltages. Minimal heatsinking is necessary due to the low power consumption of the board. The 1000uF filter capacitor on the +16 unregulated input allows the K-1000 power supply to power up to 48K of K-1016 memory as well as a KIM and K-1008 DAC all simultaneously. Typically a K-1008 Visible Memory can be thrown in also making for a really powerful system that runs on less than 25 watts of power. Negative 5 for the RAM chips is supplied by a charge pump and zener diode regulator. Two sections of U24 in parallel provide a 12 volt P-P signal at 1mHz which drives the network consisting of CR2, CR3, CR4, C3 and C4 which, without CR4, would produce about -11 volts. CR4 reduces this to -5 volts and in doing so limits the swing at U24-11 and 3 to about 6 volts P-P.

# PARTS LIST FOR K-1016 16K MEMORY

DESCRIPTION	QUANTITY	DESIGNATION
74LS00 74LS04 74LS08 74LS10 74LS13 74LS20 74LS26 74LS26 74LS30 74LS42 74LS93 74LS109	2 3 2 1 1 1 1 1 1 1 1 1	U8,47 U1,3,18 U6,7 U17 U45 U34 U29 U19 U36 U33 U35
74LS103 74LS173 74LS283 74LS368 74LS393	3 2 1 1 1	U20,30,32 U2,4 U5 U46 U31
MM5280 4K RAM CHIF 1/4W 5% 270 0HM 1/4W 5% 470 0HM 1/4W 5% 1K 1/4W 5% 2.2K		U9-16,21-28,37-44,48-55 R16 R19 R5,6,8,10,11,12,14,15 R7,9,13,17,18
1/4W 5% 2.2K 1/4W 5% 10K TRIMPOT 500 0HM DIODE 1N270 DIODE 1N914 ZENER 5.1V 400MW	4 1 1 2 1	R1-4 P1 CR1 CR2,3 CR4
VOLT REG. LM340T-5 VOLT REG. LM340T-5 TRANSISTOR 2N3646 TRANSISTOR 2N3646 68PF 12V NPO DISK	5 1	Q1 Q2 Q3,5,7,9 Q4,6,8,10 C88
100PF 12V X7R DIS 220PF 12V X7R DIS 01UFD 12V Z5U DIS 047UFD 12V Z5U DIS 10UFD 12V Z5U DIS 100UFD 16V ELEC 1000UFD 25V ELEC 8 PIN DIP SOCKET	K 4 SK 2 LSK 94	C17,33,69,85 C16,32,68,84 C70,87 C1-4,6-15,19-31,35-67,72-83,89-108,110,111 C18,34,71,86 C5,109 C0 S1
22 PIN DIP SOCKET PC BOARD HEATSINK SCREW,4-40X1/2 RH NUT,HEX,4-40X.250 WASHER,FIBRE	32 1 1 1 1 2	FOR MEMORY CHIPS PC1 H1 MOUNT HEATSINK MOUNT HEATSINK UNDER HEATSINK



K161	ΓS K-1016	MEMORY	EXERCISE
EQU	ATES AND	DATA ST	ORAGE

3 4 5 6 7 8 9 10 11 12 13 14 15 16			TEST AI THI IN A SO EVERY REGENEI NEW SE SECOND ITERAT REFRES TH CONTIG	E TEST IS A ME CRAMBLED ORDER MEMORY LOCATIO RATED AND MEMO QUENCE IS TRIE PAUSE BETWEEN ION INSERTED T H. FOLLOWING IS PROGRAM IS UOUS MEMORY. M	OGRAM MORY WHIC I IS Y CO D. T THE D VER THIS SPECI DDIFI	STORAGE' FOR THE K-1016 16K MEMORY. FUNCTION TEST. RANDOM BITS ARE STORED H IS ALSO RANDOMLY DETERMINED. AFTER FILLED, THE SAME DATA AND SEQUENCE IS NTENTS ARE CHECKED AGAINST IT. THEN A HIS IS ITERATED 16 TIMES WITH A 16 WRITE AND VERIFY PHASE OF THE 16TH IFY THE FUNCTIONALITY OF DYNAMIC RAM ANOTHER GROUP OF 16 ITERATIONS IS DONE FICALLY WRITTEN TO TEST 16K OF CATION TO TEST OTHER SIZES IS POSSIBLE T BE A POWER OF 2.
17		;	KIM SY	STEM EQUATES		
18 19 10 20 40 21 40 22 00	000 000	KIMMON K16ORG K16SIZ K16SGB	= = =	16384	; ADD ; SIZ	RESS OF SAVE MACHINE STATE ENTRY POINT RESS OF 16K MEMORY E OF 16 MEMORY BOARD NIFICANT UPPER ADDRESS BITS FOR 16K
23 24 25 0 26	000	;	BASE P .=	AGE DATA STORA O	GE	
27		;	MAIN P	ROGRAM DATA ST	ORAGE	
30 0	000 0000 002 00 003 00	ERRADR: ERRBTS: ITCNT:	.WORD .BYTE .BYTE	0	ONE	RESS OF DETECTED MEMORY ERROR S REPRESENT ERROR BITS RATION COUNT
33		;	DATA S	TORAGE FOR RAN	DOM P	PATTERN TEST
36 0 37 0 38 0	004 D204 006 0000 008 0000 00A 0000	RANDNO: SEED: ADDRCT: SCMEMA:		1234 0 0 0	; SAV	IDOM NUMBER REGISTER /ES SEED FOR VERIFY IBLE BYTE ADDRESS COUNTER :AMBLED MEMORY ADDRESS AND ERROR ADDRES
39 40 0	00C		•=	X'200	; STA	RT PROGRAM CODE AT 200
43 0 44 0	200 A9E0 202 9A. 203 D8	MTEST:	LDA TXS CLD	#X'EO		TIALIZE STACK POINTER SURE BINARY ARITHMETIC
45 46		;	TEST:	16 PASSES WITH	RAND	DOM DATA, PAUSE IN 16TH PASS
49 0 50 0 51 0 52 0 53 0 54 0 55 0	204 A90F 206 8503 208 209402 20B A504 20D 8506 20F A505 211 8507 213 204C02 216 A503	MAIN10: MAIN11:	LDA STA JSR LDA STA LDA STA JSR LDA	#15 ITCNT RAND RANDNO SEED RANDNO+1 SEED+1 RNDGEN ITCNT	; NEV ; NUM ; AS ; GEN	16 ITERATION COUNT N PASS, GET A RANDOM IBER IN RANDNO AND SAVE SEED FOR VERIFY WERATE A RANDOM DATA PATTERN IN 16K ST IF LAST PASS

58 59 60 61 62 63 64	021C 021E 0220 0221 0223 0225	A200 A000 A921 18 69FF D0FB	MAIN12: MAIN13: MAIN14:	BNE LDX LDY LDA CLC ADC BNE DEY BNE	MAIN15 #0 #33 #-1 MAIN14 MAIN13		SKIP OVER WAIT IF NOT WAIT FOR ABOUT 15 SECONDS IN A TIGHT LOOP
67 68 69 70 71 72 73 74 75 76 77	022F 0231 0233 0236 0238 023A	DOF1 A506 8504 A507 8505 206902 D007 C603		DEX BNE LDA STA LDA STA JSR BNE DEC BPL JMP	ITCNT MAIN11	•••••••••	RESTORE RANDOM SEED FOR VERIFY PHASE VERIFY GO TO ERROR LOG IF ERROR DECREMENT AND CHECK ITERATION COUNT LOOP UNTIL 16 ITERATIONS DONE REPEAT THE ENTIRE TEST WITH DIFFERENT DATA
80 81 82 83	0241 0243 0245 0247	8502 A50A 8500 A50B 8501 4C221C		LDA STA LDA STA JMP	SCMEMA ERRADR SCMEMA+1 ERRADR+1 KIMMON	;	STORE ERROR BITS STORE ERROR ADDRESS GO TO KIM MONITOR IN SCRAMBLED ORDER GENERATE ROUTINE
89 90	024C 024E 0250	8508 A940	RNDGEN:	STA LDA	#0 ADDRCT #K16SIZ/256		INITIALIZE ADDRESS COUNTER TO 8192
92 93	0254 0257	8509 209402 208202 A504 A200 810A C608 D0F0 C609 D0EC 60	STORPH:	STA JSR JSR LDA LDX STA DEC BNE DEC BNE RTS		;;;	GENERATE A RANDOM NUMBER FORM A SCRAMBLED MEMORY ADDRESS STORE A RANDOM BYTE INDIRECTLY THROUGH SCRAMBLED MEMORY ADDRESS AT SCMEMA DECREMENT ADDRESS COUNTER AND LOOP IF NOT ZERO RETURN WHEN DONE
102 103 104	0200	00	;		PATTERN STORE		IN SCRAMBLED ORDER VERIFY ROUTINE
105 106 107	0269 026P	A940 8509	RNDVER:	LDA STA	#K16SIZ/256 ADDRCT+1	;	INITIALIZE ADDRESS COUNTER
108 109 110	026D	209402 208202 A10A	VERFPH:	JSR JSR LDA EOR	RAND MADDR	;;	GENERATE A RANDOM NUMBER FORM SCRAMBLED MEMORY ADDRESS GET DATA FROM MEMORY INDIRECTLY THROUGH SCMEMA

K16TS K	-1016	MEMO	)r y	EXERCISE	
EQUATES	AND	DATA	STC	RAGE	

112 0277 D008 113 0279 C608 114 027B D0F0 115 027D C609 116 027F D0EC 117 0281 60	VERRET:	BNE DEC BNE DEC BNE RTS	VERRET ADDRCT VERFPH ADDRCT+1 VERFPH	; GO RETURN ON UNEQUAL COMPARE ; DECREMENT ADDRESS COUNTER ; AND LOOP IF NOT ZERO ; RETURN
118 119 120 121	, , ,	SCRAMB USES A	LED MEMORY AD DDRCT AND SEE	DRESS FORMATION ROUTINE D TO FORM A SCRAMBLED ADDRESS IN SCMEMA
122 0282 A506 123 0284 4508 124 0286 850A 125 0288 A507 126 028A 4509 127 028C 293F 128 028E 18 129 028F 6940 130 0291 850B 131 0293 60	MADDR:	LDA EOR STA LDA EOR AND CLC ADC STA RTS	SEED ADDRCT SCMEMA SEED+1 ADDRCT+1 #K16SGBT #K16ORG/256 SCMEMA+1	; GET LOWER BYTE OF RANDOM NUMBER ; EXCLUSIVE-OR WITH LOWER ADDRESS ; LOWER BYTE OF RESULT ; GET UPPER BYTE OF RANDOM NUMBER ; EXCLUSIVE-OR WITH UPPER ADDRESS ; SAVE SIGNIFICANT BITS OF RESULT ; ADD IN FIRST PAGE NUMBER OF BOARD ; BEING TESTED ; RETURN
133 134 135 136 137 138	, , , , , , ,	RANDOM ENTER EXIT W USES 1 DESTRO	NUMBER GENER WITH SEED IN ITH NEW RANDO 6 BIT FEEDBAC YS REGISTER A	ATOR SUBROUTINE RANDNO M NUMBER IN RANDNO K SHIFT REGISTER METHOD AND Y
139 140 0294 A008 141 0296 A504 142 0298 4A 143 0299 4504 144 029B 4A 145 029C 4A 146 029D 4504 147 029F 4A 148 02A0 4505 149 02A2 4A 150 02A3 4A 151 02A4 4A 152 02A5 4A 153 02A6 2605 154 02A8 2604 155 02AA 88 156 02AB D0E9 157 02AD 60 158 150 0000	RAND:	LDY	#8	; SET COUNTER FOR 8 RANDOM BITS ; EXCLUSIVE-OR BITS 3, 12, 14, AND 15 ; OF SEED
148 02A0 4505 149 02A2 4A 150 02A3 4A 151 02A4 4A 152 02A5 4A		EOR LSRA LSRA LSRA	RANDNO+1	; RESULT IS IN BIT 3 OF A ; SHIFT INTO CARRY
152 02A3 4A 153 02A6 2605 154 02A8 2604 155 02AA 88 156 02AB D0E9 157 02AD 60 158		ROL ROL DEY BNE RTS	RANDNO+1 RANDNO RAND1	; SHIFT RANDNO LEFT ONE BRINGING IN CARRY ; TEST IF 8 NEW RANDOM BITS COMPUTED ; LOOP FOR MORE IF NOT ; RETURN
158 159 0000 NO ERROR LINES		.END		





















K-1016 RAM ARRAY

ARRAY BITO





RRAY BIT2





K-1016 RAM ARRAY BIT 3





BITS







RAM ARRAY BIT 7

